

| | | | | | | | |
|---|---|---|---|---|---|---|---|
| 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| D | | | | | | | |
| C | | | | | | | |
| B | | | | | | | |
| A | | | | | | | |

GALILEO GEN2


INTEL QUARK X1000

FAB H

PB: H48142-207

PBA:H48125-800


LB1



WEEE

LB6V1

LABEL




1500X500_TARGET

SERIAL NUMBER

LB3

LABEL



1375X250_TARGET

MAC ADDRESS LABEL

| | | |
|---|--------------|-----------------|
| INTEL CORPORATION | | |
| 2111 NE 25TH AVENUE HILLSBORO OR 97124 | | |
| TITLE | GALILEO Gen2 | DOCUMENT NUMBER |
| DESIGN TITLE PAGE | | REV |
| | | H38681 |
| | | 2.0 |
| SHEET 1 OF 28 | | |


| | | | | | | | |
|--------------------------|----|---|---|--------------|---|------------|---|
| 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| TABLE OF CONTENTS | | | | | | | |
| SHEET NUMBER | | SHEET NAME | | SHEET NUMBER | | SHEET NAME | |
| D | 1 | DESIGN TITLE PAGE | | | | | |
| | 2 | TABLE OF CONTENTS | | | | | |
| | 3 | DISCLAIMER | | | | | |
| | 4 | SYSTEM BLOCK DIAGRAM | | | | | |
| | 5 | QUARK DDR3 & PCIE | | | | | |
| | 6 | QUARK GPIO | | | | | |
| | 7 | QUARK MISC | | | | | |
| | 8 | QUARK POWER | | | | | |
| | 9 | QUARK DECOUPLING | | | | | |
| C | 10 | SDRAM 1 | | | | | |
| | 11 | SDRAM 2 | | | | | |
| | 12 | SDRAM TERMINATION | | | | | |
| | 13 | MINI PCIE CONNECTOR | | | | | |
| | 14 | MICRO SD CONNECTOR | | | | | |
| | 15 | USB CONNECTORS | | | | | |
| | 16 | UART 1 & JTAG | | | | | |
| | 17 | LAN | | | | | |
| | 18 | SPI: ADC&FLASH | | | | | |
| | 19 | QUARK STRAPS | | | | | |
| B | 20 | EXTERNAL IO MUXING 1 | | | | | |
| | 21 | EXTERNAL IO MUXING 2 | | | | | |
| | 22 | LVL B BUFFER | | | | | |
| | 23 | LVL C BUFFER | | | | | |
| | 24 | AMUX & EXTERNAL IO | | | | | |
| | 25 | VOLTAGE REGULATORS | | | | | |
| | 26 | VOLTAGE REGULATORS | | | | | |
| | 27 | VOLTAGE REGULATORS | | | | | |
| | 28 | POWER BUTTONS & MISC | | | | | |
| A | | | | | | | |
| Thu Mar 03 10:58:31 2011 | | <div><div>INTEL CORPORATION 2111 NE 25TH AVENUE HILLSBORO OR 97124</div><div>DOCUMENT NUMBER: H38681</div></div> <div><div>TITLE: GALILEO Gen2 TABLE OF CONTENTS</div><div>REV: 2.0</div><div>SHEET 2 OF 28</div></div> | | | | | |
| 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |


Intel® Galileo Design Document


This Intel® Galileo design document is licensed by Intel under the terms of the Creative Commons Attribution Share-Alike License (ver. 3), subject to the following terms and conditions. The Intel® Galileo design document IS PROVIDED "AS IS" AND "WITH ALL FAULTS." Intel DISCLAIMS ALL OTHER WARRANTIES, EXPRESS OR IMPLIED REGARDING THE GALILEO DESIGN OR THIS GALILEO DESIGN DOCUMENT INCLUDING, BUT NOT LIMITED TO, ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.

Intel® may make changes to the specifications, schematics and product descriptions at any time, without notice. The Customer must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel® reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. ENJOY!

Intel® Galileo™ Board Fab H (PVT)
May/2014














| | | |
|---|--|---|
| A | | A |
|---|--|---|





DESIGN NOTE:
A14, A15 ALLOW FOOTPRINT COMPATIBILITY WITH
2GBIT(256MBIT X 8) AND 4GBIT (512MBIT X8) DEVICES

















PLACE DECOUPLING CAPACITORS AS CLOSE AS POSSIBLE TO ADC

| | | | |
|---|--|--------------------------------|----------------|
| INTEL CORPORATION 2111 NE 25TH AVENUE HILLSBORO OR 97124 | | DOCUMENT NUMBER: H38681 | |
| TITLE: GALILEO Gen2 SPI: ADC&FLASH | | REV: 2.0 | SHEET 18 OF 28 |

















| | | | |
|--|--|-------------------------|----------------|
| INTEL CORPORATION 2111 NE 25TH AVENUE HILLSBORO OR 97124 | | DOCUMENT NUMBER: H38681 | |
| TITLE: GALILEO Gen2 VOLTAGE REGULATORS | | REV: 2.0 | SHEET 25 OF 28 |




NOTE: RESET_N HAS AN INTERNAL PU TO V3P3_S3

SS:
REBOOT BUTTON



PG DELAY

PG DELAY



CAD NOTE:
LABEL "+" AND "-" TERMINALS ON 2 PIN HDR

OFF-BOARD BATTERY

| | | | |
|--|--|-------------------------|----------------|
| INTEL CORPORATION 2111 NE 25TH AVENUE HILLSBORO OR 97124 | | DOCUMENT NUMBER: H38681 | |
| TITLE: GALILEO Gen2 POWER BUTTONS & MISC | | REV: 2.0 | SHEET 28 OF 28 |